Abstract-the issue of very aggressive area scaling to practically achieve large transresistance in a small amount of area is addressed. Closed form analytical expressions for the area scaling efficiency for an R-2R transresistance network and a ladder-based transresistance network are presented. Closed form analytical expressions and numerical comparisons for the standard deviation of the transresistance of these networks that are useful for determining ratio matching yield are also included.
INTRODUCTION
Resistors are widely used in circuits implemented at the printed circuit board level but the practical implementation of resistors in standard high-volume CMOS processes is limited because of the area required for the physical implementation of the resistor. In such processes, polysilicon (with silicide blocking) is the only feature that is consistently available that can produce resistors with attractive voltage coefficients, reasonable matching properties, and reasonable process variability. Since the sheet resistance of polysilicon in such processes is rather low (typically between 10 Q/F1 and 50 Q/w1), the area required for resistors beyond a few KQ is very large [1] and the power required to drive small resistors at reasonable signal levels is high and it is these two factors that dominantly limit the practical implementation of resistors in such processes. Although this limitation is of concern in essentially all circuits where resistors would offer attractive circuit potential, it is of particular concern when building active filters that operate from the audio frequency range up to the MHz range and beyond since the long time constants inherently require either large valued resistors or large capacitors.
Although the availability of a standard two-terminal resistor would be of particular interest, resistors are often used to realize a linear transresistance function. An example of using resistors to realize a transresistance function is shown in the simple feedback amplifier of Fig.  1 a where the voltage gain is ideally given by the expression:
A=-R22. Several authors [2] - [5] have discussed the use of various passive ladder-type resistor networks comprised of relative low-valued resistors for the implementation of the transresistance elements. These structures, which are inherently very linear, offer significant reductions in the area compared to what is required for a direct resistor implementation. In this work, a comparison of the area required for several of these implementations will be made along with a discussion of the sensitivity of the resultant structures to process variations and matching.
II. AREA EFFICIENCY OF THE TRANSRESISTOR NETWORKS Two transresistor networks are shown in Fig. 2 . The first is a generalization of what some authors term a Tfeedback network [2] . If the network is reduced to a single stage, the transistor is comprised simply of a resistor Rs so when applied in the amplifier circuit of Fig. lb , it is equivalent to the feedback structure of Fig. la . When a two-stage structure is used it becomes the popular T network. Generally Rp is considerably less than Rs when using the T-network to increase the transresistance. The circuit of Fig. 2b is recognized as an n-stage R-2R network. It was used recently by Ismail [3] and Rijins [5] for obtaining an area-efficient programmable transresistance for a filter and VGA applications and is shown in the highest transresistance configuration in Fig.  2b . The left-most 2R resistor does not contribute to the largest transresistance but was included in [3] to provide for the binary programmability of the transresistance. In this work we will not concentrate on the digital programming structures but the variability discussion in the next section will identify what programmability is needed to compensate for process variations and random mismatch in the passive elements.
In both cases the basic element that is repeated to increase the number of stages is shown in the dashed box. The distinction between the T-network and the R-2R network is only in how the component values are selected.
It will be assumed that the width of all resistors is fixed and that a reference resistor with this width is identified. This reference resistor can be thought of as a unit resistor. It will also be assumed that all resistors are realized with a series connection of the appropriate number of unit resistors. This reference will be of minimum width if the goal is to minimize the total resistor area. In the networks of Fig. 2 , it is assumed that the reference resistor is the resistor designated as "R" and that the nominal area of this reference resistor is ApN. It thus follows that the area for a For notational convenience we will define a reference resistor scaling factor 0 of a transresistance network to be the ratio of the nominal equivalent transresistance, REQN, to the nominal resistance of the reference resistor. Formally, we thus have
It can be shown that the transresistance of the R-2R network is given by the expression:
where n is the number of stages in the network. It follows from (3) that significant increases in the transresistance can be achieved with an R-2R network if a large number of stages are used. It also follows from (2a) and (3) that the reference resistor scaling factor for the R-2R transresistor is n n 0R2R
-
The transresistance of the T-network is given by
where a = Rs R. For large n, RT is proportional to (2+a)1-1 which becomes large if a and n are even modestly large. A parametric closed-form expression for the reference resistor scaling factor for the T-network appears to be somewhat complicated but ST for any fixed n can be obtained directly from (4) by simply dividing the terms on the right hand side by R.. Table I shows a comparison of the transresistance of the R-2R network and the T-network for a =4, 10, and 25. With a=10 and only 3 stages, the transresistance of the T-network increases by over 3 orders of magnitude and with a=25 and n=8, the transresistance of the T-network increases by over 11 orders of magnitude. Although the increase in the transresistance of the R-2R network is geometric, it is much smaller than that obtainable for the T-network when the value of a is even modestly large.
The issue of what area savings is possible with the transresistance networks is of more concern. We will define the resistance area efficiency, q, to be the ratio of the transresistance, REQ, to the total resistance of the network. Formally,
Thus, q is an area savings factor for using a transresistance network rather than a single resistor for implementing a given transresistance. For the R-2R network the total resistance is RTOT=(3n+4)R so the area efficiency is given by the expression qR-2R(n) = ( 
5) 3n+4
For implementing the T-network, the total resistance is RTOT= (na+ n-I)R By dividing the total transresistance in (4) by this factor, the area efficiency of the T network can be readily obtained as shown in (5a). 
Numerical comparisons ofthe area efficiency appear in Table I . It can be seen that it takes 5 stages for the R-2R network to obtain a factor 10 improvement in area efficiency. On the contrary, the T-network offers substantial improvements in area efficiency even for relatively small values of n and offers over 9 decades improvement in efficiency for an 8-stage implementation when a=25.
III PROCESS SENSITIVITY OF TRANSRESISTOR
NETWORKS It has been shown in the previous sections that substantial reductions in area and substantial scaling in transresistance can be obtained with the transresistance networks. A major factor that limits the practicality of these networks is their sensitivity to process variations. In this section the sensitivity of these networks to process variations will be considered. Two issues are of particular interested. The first one is the concern of how the nominal transresistance varies with process. The second issue is how the transresistance varies with die-level variations.
In regard to the variation with process parameters, it should be noted that the transresistance of all of the ladderbased structures can be expressed as a product of a geometric factor and the resistance of a reference resistor. It thus follows that the process sensitivity of the transresistors is the same as that of a standard resistor in the same process. The issue of die-level variations will now be addressed. The components of die-level variations that associated with uncorrelated deviations of widely spread devices can be considered as part of random process variations. In what follows we will assume that layout techniques are used in the transresistors to compensate for gradient effects and that the local random variations will be the dominant factor affecting the variability of resistors.
It will also be assumed, for convenience, which the edge roughness effects on the resistor boundary are negligible compared to the random variations of the sheet resistance in the resistor body.
Under these assumptions, it is well known that the variance of a rectangular resistor of length L and width W and value Rx due to local random variations in the sheet resistance can be expressed as The term in brackets in (10) is a variance scaling factor and is dependent only on architecture of the transresistor and the dependence on process and area has the same functional relationship as for a single resistor as evidenced by comparing (10) with (6). We will now consider the variance scaling factor.
From quite straightforward derivations for 1< n < 3, the values of h are given in (11) and (12) for R-2R network and T-structure, respectively, and hand analysis becomes quite tedious for n>3. The variance scaling factor is tabulated in Table II for both the R-2R network and T-structure. The variance scaling factor increases with n and, in the T-structure, also increases with a. In both cases it becomes considerably larger than 1 for large n. This information should be useful for determining the area that must be allocated to the transresistance networks for achieving a predetermined acceptable standard deviation.
Although we will not go into details, it can be shown from (7), (11) and (12) that the variance of REQ is comparable to that of the reference resistor by observing the values of h are in the vicinity of 1 for both transresistance networks. This suggests the transresistance networks configured discussed in this paper will not provide good matching performance unless a larger area is allocated to the reference resistor and increasing the area allocated to the reference resistor defeats the purpose of the area scaling efficiency. Thus, if digital programming is not used, aggressive area efficiency scaling will be useful only if there are rather lax tolerances on matching. If digital programming, which is inherent in the ladder transresistance structure, is used, the substantial area benefits of the transresistance networks can be derived Issues such as bandwidth requirement of the op amp when transresistance are used in amplifiers and filters and the effects on noise performance when aggressive resistor scaling is used are of interest, but those material are not be addressed further in this paper. Closed-form analytical expressions useful for designers have been derived for two transresistance networks that offer aggressive area scaling over what is required for realizing the same transresistance function with single resistors. It was shown that much more aggressive area scaling for a given number of stages is attainable with the transresistance T-network than the transresistance R-2R structure. The sensitivity to process variations for the transresistance networks is the same as that for single resistors. Analytical design expressions for the standard deviation of the transresistance in the transresistance networks were also presented. These results are useful when designers need to determine the level of binary programming that is required to achieve a desired level of matching accuracy at a given yield level.
